检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
出 处:《半导体技术》2007年第1期68-73,共6页Semiconductor Technology
基 金:Supported by National Natural Science Foundation of China(60406001)
摘 要:针对TSOP封装在塑封工艺中脱模时可能发生的芯片碎裂,利用有限元法模拟封装脱模过程阐明了芯片碎裂失效的机制。研究表明,模具内表面有机物形成的局部沾污可能阻碍芯片的顺利脱模,导致硅片内产生较大的局部应力并碎裂失效。通过模拟在不同的沾污面积、形状和位置下的封装脱模,确认了最可能导致失效的条件。芯片碎裂失效可以通过使用高弹性模量的塑封料或减小硅片尺寸得以改善。During molding process, Si die crack failures might occur in some types of thin small outline package (TSOP) at mould release step. This step was simulated by finite element method to clarify the mechanism of Si die crack failures. It is demonstrated that some adhesion area by organic contamination on mould .inner surface, may impede package block from being smoothly released from the mould, leading to locally built high internal stress within Si and causing die crack. Die crack risks with adhesion area in different sizes, shapes and positions were compared. High-risk conditions were defined. Die crack failure could be reduced using high elastic molding compound, and be reduced in small Si die package.
分 类 号:TN305.94[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.7