检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:贺光辉[1] 俞伟[1] 赵行波[1] 周祖成[1]
出 处:《清华大学学报(自然科学版)》2007年第1期53-56,共4页Journal of Tsinghua University(Science and Technology)
基 金:国家"八六三"高技术项目(2002AA1Z1380)
摘 要:为了满足计算机能够接收数字视频广播(DVB)内容的需要,针对DVB传输数据量大,实时性要求高的业务特性,提出了一种DVB传输流接收专用芯片的设计。按照自顶向下的设计流程,通过合理划分软硬件结构,围绕高速数据通道的设计,采用流水线结构和链式直接存储器访问(DMA)的方式来提高数据处理速度,并利用理论建模的方法定制链式DMA的参数以及系统缓存大小。实验结果表明:链式DMA策略的硬件带宽达到476.6 Mb/s,为传统DMA方式的25倍,有效提高了接收芯片的数据处理能力。该芯片已采用Fujitsu 0.35μm的CMOS工艺流片。In order to receive digital video broadcasting (DVB) program with computer, this paper presents an application specific integrated circuits (ASIC) design of DVB transport stream receiving chip based on PCI interface. Hardware-software partitioning strategy is based on real-time requirement and complexity profiles of DVB system. Data path architecture is focused on the design of high-speed channel to improve the bandwidth. Furthermore, the parameters of chaining mode direct memory access (DMA) and the depth of buffer are optimized by theory analysis. The result indicates the bandwidth of chaining mode DMA is up to 476.6 Mb/s, which is 25 times as much as original DMA strategy. The chip can enhance the ability of receiving data and has been fabricated in 0.35μm CMOS process of Fujitsu.
分 类 号:TN492[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.144.115.20