面向CPU芯片的验证技术研究  

A Study on CPU Chip-Oriented Verification Technology

作　　者：胡建国[1] 位招勤[1] 张旭[2] 曾献君[1] 

机构地区：[1]国防科技大学计算机学院,湖南长沙410073 [2]湖南广播电视大学,湖南长沙410004

出　　处：《微电子学》2007年第1期16-19,23,共5页Microelectronics

基　　金：国家自然科学基金重大研究计划资助项目(90207011);国家高技术研究发展(863)计划资助项目(2002AA110020);校预研基金资助项目(JC03-06-007)

摘　　要：CPU芯片规模大、复杂度高,在芯片设计的不同阶段进行多层次的验证,保证芯片的正确性非常关键。文章探讨了模拟验证、FPGA仿真、形式验证和静态时序分析等验证方法,提出了一种多级验证体系方法,实现CPU芯片的多层次验证,并成功地验证了自行设计的微处理器的正确性和兼容性。CPU chip is of large scale and extraordinary complexity. It is very important to perform multilevel verifications in different phases of chip design, in order to ensure the validity of the chip. Verification methods, such as simulation verification, FPGA emulation, formal verification and static timing analysis （STA）, are addressed. A multilevel verification system has been proposed and applied to the verification strategy of CPU chip. This system has been successfully used to verify the validity and compatibility of a self-designed microprocessor.

关 键 词：CPU 模拟验证 FPGA仿真 形式验证 静态时序分析 多级验证 

分 类 号：TN407[电子电信—微电子学与固体电子学]