检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]哈尔滨工业大学电气工程及自动化学院,哈尔滨150001
出 处:《电子测量技术》2007年第5期71-74,共4页Electronic Measurement Technology
基 金:航天支撑基金(FEQQ24410004)资助项目
摘 要:本文根据某舰空导弹自动测试系统的要求,设计了基于VXI总线的4通道高速数据采集模块。它以SDRAM为数据缓冲单元,用FPGA实现控制和与VXI总线的接口。控制程序采用自顶向下的模块化设计方法,用VHDL实现电路行为的描述。采用状态机(FSM)控制整个流程,实现了各路控制信号的可靠同步。针对SDRAM控制复杂的特点,设计了基于FPGA的SDRAM控制器。驱动程序和应用程序用LabWindows/CVI编写。测试结果表明,模块的采样频率可达200MHz,有效位数为7.76位,达到了预期的指标。According to the requirement of the vessil space missle automatic testing equipment system, a 4-channel high-speed DAQ module based on VXI bus has been designed. With the SDRAM as data buffer cell, the module uses FPGA to realize the control and the interface of VXI bus. The control program describes the circuit behavior in VHDL by employing the top-to-bottom modularized design method and uses the FSM to syncoronize the control signals reliably. To solve the complicated control of the SDRAM, the SDRAM controller based on FPGA has been designed. The driver program and the App program are compiled by LabWindows/CVI. The tested results indicate that the highest sample frequency is 200 MHz, the significant digit is 7.76, and the module has met the requirement of the design.
关 键 词:VXI总线 SDRAM VHDL 状态机 LABWINDOWS/CVI
分 类 号:TP303[自动化与计算机技术—计算机系统结构]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.15