检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
出 处:《电子器件》2007年第4期1258-1261,共4页Chinese Journal of Electron Devices
摘 要:提出一种混合Sigma-Delta级联调制器结构.结合传统和低失真结构的优点,包括4级:第一级采用二阶多位低失真结构,后面级联传统的一阶调制器.这种结构可以大大减小由于第一级调制器输入信号过大引起的非线性,同时可以较好地抑制带内噪声,因而非常适用于低过采样率和高精度的转换器设计.仿真结果表明,混合Sigma-Delta级联调制器结构具有高的过载特性、节省功耗和芯片面积等优点,适合宽带宽领域的应用.A new kind of cascaded or MASH Sigma-Delta ADC topology is presented. The topology includes four stages: the first stage is realized by second order low-distortion multi-bit structure, while the following stages are realized by traditional first order structure. This kind of structure can greatly reduce the nonlinear effects by using low-distortion structure in the first stage, and suppress the in-hand noise, so it can reduce the over sampling ratio (OSR) effectively. The simulation also shows that it has well over loaded condition and power saving characters. This kind of topology reveals a good efficiency in the wide bandwidth application.
分 类 号:TN402[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.49