一种高速自适应Reed-Solomon译码结构及其VLSI优化实现  

An Architecture and VLSI Implementation for Adaptive Reed-Solomon Decoder

作　　者：邱昕[1] 张浩[1] 亓中瑞[1] 刘壹[1] 陈杰[1] 

机构地区：[1]中国科学院微电子研究所,北京100029

出　　处：《电子与信息学报》2009年第2期484-488,共5页Journal of Electronics & Information Technology

基　　金：国家自然科学基金项目(60425413)资助课题

摘　　要：该文给出了一种自适应Reed-Solomon(RS)译码器结构。该结构可以自适应地处理长度变化的截短码编码数据块,适合于高速译码处理。该结构使译码处理不受数据块间隙长短的约束,既可以处理独立的编码数据块也可以处理连续发送的编码数据块。另外本译码器结构可以保证输出数据块间隔信息的完整性,满足无线通信和以太网中特殊业务的要求。本文还基于该结构对RS(255,239)译码器予以实现,该译码器经过Synopsys综合工具综合并用TSMC 0.18μm CMOS工艺实现,测试结果验证了该译码器的自适应功能和译码正确性,其端口处理速率可达1.6Gb/s。This paper proposes the architecture of an adaptive Reed-Solomon （RS） decoder. This adaptive decoder can decode shorten RS code with variable block length as well as variable message length. The proposed RS decoder is independent of the interval of codeword block. Consequently, it can work not only in a burst mode, but also in a continuous mode. Further, this decoder can provide the integrity of interval information between codeword blocks, thus satisfying the requirements of special services in wireless communication and Ethernet. The VLSI implementation of a RS （255,239） decoder is also presented, which is based on the architecture of the adaptive RS decoder. This adaptive RS decoder has been designed and implemented with TSMC 0.18 μm COMS technology. The testing results validate the function of the adaptive RS decoder. The port rate is up to 1.6Gb/s.

关 键 词：REED-SOLOMON 译码器 自适应译码 VLSI实现 

分 类 号：TN492[电子电信—微电子学与固体电子学]