基于CostarⅡ的异构多核DSP设计与实现  

Design and Implementation of Heterogeneous Multi-Core DSP Based on CostarⅡ

作　　者：敖天勇[1,2] 陈杰[1] 刘建[1] 许汉荆[1] 奚杰[1] 张伟风[2] 

机构地区：[1]中国科学院微电子研究所,北京100029 [2]河南大学物理与电子学院,河南开封475001

出　　处：《微电子学与计算机》2010年第3期59-62,共4页Microelectronics & Computer

基　　金：工业和信息化部电子发展基金项目

摘　　要：基于CostarⅡ DSP内核设计并实现了一种高性能的嵌入式异构多核DSP.该设计集成了四个DSP内核和一个RISC处理器内核;每个内核均拥有自己的私有存储器;所有内核共享具有多体并行存储结构的数据存储器;四个DSP内核使用可配置的共享程序存储器;各内核之间拥有邮箱、信号量及中断等多种同步与通信机制.为了验证该设计,在该系统上测试了JPEG解码算法,并通过了FPGA验证.测试结果表明,该设计具有编程模式简洁,易于提高任务执行的并行度的优点.In this paper, a high-performance heterogeneous multi-core DSP architecture is proposed and implemented based on CostarII core. The multi-core DSP architecture integrates four DSP cores and a RISC core, each core of which has its own local memory. All the cores can access data shared-memory with parallel multi-bank structure, and the four DSP cores can use program shared-memory. Furthermore, all the cores hold several synchronization and communication mechanisms, such as mailbox, semaphore and interruptions. To verify the multi-core DSP architecture, the JPEG parallel decoding is implemented in the system and verified in FPGA validation platform. The results show that the design is easy to program and efficient for parallel tasks.

关 键 词：多核DSP CostarⅡ 共享存储 RISC 

分 类 号：TP302[自动化与计算机技术—计算机系统结构]