基于FPGA的移位寄存器流水线结构FFT处理器设计与实现  

Design and Implementation on FFT Processor of FPGA-based Shift Register Pipelined Architecture

作　　者：郝小龙[1] 韦高[1] 刘娜[1] 

机构地区：[1]西北工业大学电子信息学院,陕西西安710129

出　　处：《现代电子技术》2010年第9期172-176,共5页Modern Electronics Technique

摘　　要：设计实现了基于FPGA的256点定点FFT处理器。处理器以基-2算法为基础,通过采用高效的两路输入移位寄存器流水线结构,有效提高了碟形运算单元的运算效率,减少了寄存器资源的使用,提高了最大工作频率,增大了数据吞吐量,并且使得处理器具有良好的可扩展性。详细描述了具体设计的算法结构和各个模块的实现。设计采用Verilog HDL作为硬件描述语言,采用QuartusⅡ设计仿真工具进行设计、综合和仿真,仿真结果表明,处理器工作频率为72 MHz,是一种高效的FFT处理器IP核。A 256 point FPGA-based fixed-point FFT processor is designed.The processor is based on radix-2 DIF algorithm.The operating efficiency of butterfly arithmetic union is enhanced,the use of register is redaced and the maximum operating frequency is improved and the data throughput is enhanced by adopting an efficient shift register pipelined architecture.The designed FFT processor also has good scalability.The algorithm architecture and the realization of each module are described in detail.The design uses Verilog HDL as the hardware description language,and uses Quartus Ⅱ for the design,synthesis and simulation.The simulation results show that the processor is a high efficient FFT processor IP core with 72 MHz work frequency.

关 键 词：FFT处理器 流水线结构 FPGA QuartusⅡ VERILOG HDL 

分 类 号：TP391[自动化与计算机技术—计算机应用技术]