检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]海军工程大学,武汉430033
出 处:《舰船电子工程》2011年第2期138-141,共4页Ship Electronic Engineering
摘 要:设计并搭建了数字电路自动化集成平台,直接完成从电路图protel网络表向VHDL语言描述的对应转化,并通过可编程逻辑器件进行集成取代原电路的分立数字逻辑器件。该设计适用于缺乏技术资料的进口武器装备指控系统电路板集成优化。protel网络表提供了相应电路的元件信息和信号传递信息。设计算法,分四步依次提取待集成电路数字逻辑部分的网络表,对应VHDL语言描述的信号定义和端口定义,元件例化定义和信号赋值。通过xilinx ISE软件综合结果验证转化的正确性,对分立的原逻辑器件进行功能仿真验证和时序仿真验证。生成比特流文件对FPGA进行配置,进行实验验证。目前已完成某指控系统文件编辑电路板的集成,证明了设计的有效性。This paper designs and establishes automatic integration platform for digital circuit. On the platform protel netlist can be translated to VHDL description directly. The correlative circuit can be integrated by FPGA in place of the seperated logic component of the circuit. Protel netlist provides with information of component and signal transfer. By a certain arithmetic, the netlist of the digital part of the circuit for integrating, port definition, component definition and signal evaluation can be picked up by four steps. By xilinx ISE synthesis result, the exxactness of the translation can be validated. The ef- fectiveness of the design can be validated by the simulaion of the seperated component. FPGA can be configured by the bit document to do experiment to validate the design. At present, the ducument edit circuit of some controlling system has been integrated on this paltform. The result approves the activeness of the design.
关 键 词:自动化集成平台 FPGA protel网络表 VHDL
分 类 号:TN402[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.200