Process optimization of plasma nitridation SiON for 65 nm node gate dielectrics  

Process optimization of plasma nitridation SiON for 65 nm node gate dielectrics

在线阅读下载全文

作  者:HE YanDong ZHANG Xing WANG YangYuan 

机构地区:[1]Institute of Microelectronies, Peking University, Beijing 100871, China

出  处:《Science China(Information Sciences)》2011年第12期2673-2679,共7页中国科学(信息科学)(英文版)

基  金:supported by the State Key Fundamental Research Project of China(Grant No.2011CBA00606);the National Natural Science Foundation of China(Grant No.60936005);the Peking University Cultivation Fund(Grant No.PKU-PY2009-011)

摘  要:The gate leakage current and reliability concern become more serious due to the aggressive scaling-down of the gate oxide thickness. Developing advanced gate dielectrics process for mass production is essential in China. In this paper, the gate leakage current reduction and reliability optimization for plasma nitridation SiON aimed at 65 nm node CMOS application was explored. A three-step fabrication process based on single wafer tools for plasma nitridation SiON has been demonstrated. The effects of each process condition on the electrical and reliability characteristics of plasma nitridation SiON have been investigated in terms of nitrogen concentration, equivalent oxide thickness(EOT), gate leakage current, mobility, time-dependent dielectric breakdown (TDDB) and negative bias temperature instability (NBTI). The optimized plasma nitrided oxide demonstrated good gate leakage reduction and high carrier mobility without sacrificing the reliability performance. This optimized plasma nitridation process has been implemented into the mass production to meet the throughput and reliability requirement.The gate leakage current and reliability concern become more serious due to the aggressive scaling-down of the gate oxide thickness. Developing advanced gate dielectrics process for mass production is essential in China. In this paper, the gate leakage current reduction and reliability optimization for plasma nitridation SiON aimed at 65 nm node CMOS application was explored. A three-step fabrication process based on single wafer tools for plasma nitridation SiON has been demonstrated. The effects of each process condition on the electrical and reliability characteristics of plasma nitridation SiON have been investigated in terms of nitrogen concentration, equivalent oxide thickness(EOT), gate leakage current, mobility, time-dependent dielectric breakdown (TDDB) and negative bias temperature instability (NBTI). The optimized plasma nitrided oxide demonstrated good gate leakage reduction and high carrier mobility without sacrificing the reliability performance. This optimized plasma nitridation process has been implemented into the mass production to meet the throughput and reliability requirement.

关 键 词:plasma nitridation post-nitridation annealing gate leakage current NBTI TDDB 

分 类 号:TN386.3[电子电信—物理电子学] TG156.82[金属学及工艺—热处理]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象