检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]国投新集能源股份有限公司,安徽凤台232172 [2]大连矿山安全科学技术研究院,辽宁大连116013
出 处:《煤矿安全》2012年第9期95-97,共3页Safety in Coal Mines
摘 要:对频率输出型传感器设计了以FPGA为核心的具有较好扩展性的高性能数据采集模块,采用了自顶向下的方法将FPGA依据功能划分为几个模块,详细论述了各模块的设计方法和控制流程,并使用Verilog语言在Modelsim和Synplify等EDA工具中实现FPGA的逻辑设计、仿真和综合,验证设计的有效性和可靠性。Using FPGA as the main device, a new extensible and high - performance data acquisition module is presented according to the characters of frequency outputting type sensor. In the design, top - down method is used to divide the FPGA to several modules ac- cording to functions, the design method and control flows of these modules are also described in detail. Verilog is used to achieve the logic design, simulation and synthesis of FPGA in Modelsim, Synplify and other EDA tools to verify the validity and reliability of the design.
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.31