检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]中国科学院长春光学精密机械与物理研究所,长春130033 [2]中国科学院大学,北京100049 [3]长春方圆光电技术有限责任公司,长春130033
出 处:《计算机应用》2013年第A02期54-56,共3页journal of Computer Applications
摘 要:基于高速通用串行总线(USB)的高带宽、支持热插拔、即插即用、易于扩展等特点,设计了一种高速数据传输系统。设计以FPGA为主控制器、以支持USB2.0协议的EZ-USB FX2LP系列的CY7C68013A为接口芯片,并采用块传输方式。详细阐述了在SlaveFIFO模式下CY7C68013A和FPGA之间数据传输的软硬件设计。实验结果表明,此方案实现了FPGA和PC之间的数据传输,且传输速度高达32 MB/s,可方便的扩展应用到其他需要通过USB进行数据传输的系统中。A high-speed data transmission system based on the advanced performance of Universal Serial Bus (USB) with high-speed, hot-plugin, plug and play, easily to be expanded was developed. This design with bulk transmission mode took the Field Programmable Gate Array (FPGA) as the master controller, and the CY7C68013A chip from Cypress Corporation FX2LP serial, supporting the USB2.0 transport protocol, as the interface chip. Then, the hardware and the software design methods of data transmission between FPGA and CY7C68013A were further elaborated. Experimental results indicate that the data can be transmitted between the PC and FPGA rightly, with the speed of 32 MB/s, and the design can be easily expanded to other data transmission systems based on USB.
关 键 词:通用串行总线系统 CY7C68013A 固件程序 现场可编程门阵列 VERILOG HDL
分 类 号:TP334.4[自动化与计算机技术—计算机系统结构]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.118