检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:朱超[1] 梅军[1] 黄潇贻[1] 倪玉玲[1] 郑建勇[1]
机构地区:[1]东南大学电气工程学院,江苏省南京市210096
出 处:《电力系统自动化》2014年第6期106-111,共6页Automation of Electric Power Systems
摘 要:站域信息实时同步采集是智能变电站中实现全景信息采集的关键技术。在研究基于全球定位系统(GPS)采样数据同步的基础上,针对合并单元同步采样时钟对晶振依赖性强,及在晶振老化、频率准确度降低的情况下输出误差较大等不足,提出了一种基于现场可编程门阵列(FPGA)的同步采样时钟闭环校正实现方法。通过对2种同步采样时钟输出误差的定量分析,证明可通过软件补偿改善输出误差,并在提高同步采样脉冲输出精度的同时,保证输出相位的一致性。实验验证表明,该方法在使用普通石英晶振时,合并单元的同步采样值能达到0.2s级精度,体现了良好的同步性能。Real-time synchronous acquisition of wide-area information is the key technology of realizing panoramic information acquisition in the intelligent substation. Based on a study of global positioning system (GPS) sampling data synchronization, a method of realizing closed-loop calibration system of synchronous sampling clock based on the field programmable gate array (FPGA) is proposed to make up for the inadequacy of synchronous sampling clock's high dependence on the oscillator clock in conventional merging unit and relatively larger output error in the case of aging of the oscillator and reduced accuracy of frequency. By analyzing the output errors of two synchronous sampling clocks quantitatively, it is revealed that the output error can be reduced by software compensation using this method, which ensures accordance of the output phase as well as improves accuracy of the synchronous sampling pulse output. It is verified that the synchronous sampling value of the merging unit can meet the 0.2 s class accuracy standard when an ordinary quartz oscillator is used, reflecting good synchronization.
关 键 词:合并单元 现场可编程门阵列 同步采样 晶振时钟 闭环系统 输出误差
分 类 号:TM76[电气工程—电力系统及自动化] TM63
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.15