检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:姬帅[1] 张承瑞[1] 孙书仁[1] 胡天亮[1]
出 处:《山东大学学报(工学版)》2014年第5期7-13,共7页Journal of Shandong University(Engineering Science)
基 金:国家自然科学基金资助项目(51075241)
摘 要:为满足开放式数控系统的发展要求,开发了一种基于实时以太网Ethernet for Manufacture Automation Control(EtherMAC)开放式运动控制系统。EtherMAC主节点基于标准工业计算机,无需专用网卡和硬实时操作系统,从节点基于可编程逻辑门阵列(field programmable gate array,FPGA)硬件逻辑,不依赖专用芯片,从而在硬件结构上保证了系统的开放性。EtherMAC通过选取网络中第一个从节点管理网络的通讯周期和分布时钟,并利用以太网的巨大带宽将IPC强大运算能力和底层FPGA的硬实时特性高效地结合在一起,使系统主节点在软实时的操作系统支持下即可获得严格实时的通讯周期控制。实验结果表明,EtherMAC可以在Windows CE系统上获得小于1 ms的通讯周期,并且其同步精度可以保证在100 ns范围内,满足多轴运动控制系统的实时同步需求。A real-time Ethernet named EtherMAC ( Ethemet for Manufacture Automation Control) was developped for open computer numerical control system. A standard industrial personal computer (IPC) based master node and field programmable gate array (FPGA) based slave nodes were employed in EtherMAC, as neither dedicated network interface card (NIC) nor application specific integrated circuit (ASIC) chips were mandatory, the system was open in hardware architecture. The computation ability of IPC and hard real-time property of FPGA were combined together with Ethernet in this way. By adopting the first slave node to manage the communication and distributed clock, time critical performance could be achieved even the master node only with soft real-time performance. Experimental results showed that communication period less than 1 ms and synchronization precision within 100 ns could be achieved by EtherMAC, which were enough for motion control systems demanded critical real-time and synchronization.
关 键 词:实时以太网 运动控制 通讯周期 同步 可编程逻辑门阵列
分 类 号:TH16[机械工程—机械制造及自动化] TP29[自动化与计算机技术—检测技术与自动化装置]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.46