检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:李琦[1] 徐弘毅[1] 金锐 谢刚[1] 郭清[1] 盛况[1]
机构地区:[1]浙江大学电气工程学院,浙江杭州310027 [2]国家电网智能电网研究院电工新材料与微电子研究所,北京102211
出 处:《机电工程》2015年第5期707-711,共5页Journal of Mechanical & Electrical Engineering
基 金:国家电网公司科技资助项目(SGRI-WD-71-14-005);浙江省教育厅科研资助项目(Y201329864);中央高校基本科研业务费专项资金资助项目(2014FZA4014)
摘 要:为了解决绝缘栅双极型晶体管在实际应用当中的典型关断失效问题,对其在电感无钳位开关条件下的电压应力、电流应力、雪崩能力以及失效模式进行了研究。基于电感无钳位开关测试电路,着重探讨了UIS条件下IGBT的击穿机理。封装打线时将铝线分别键合于多个IGBT芯片发射极的不同部位,并基于自主搭建的测试平台,对该批初步封装的IGBT芯片进行了电感无钳位开关条件下的应力测试。最后提出了封装改进建议,避免封装键合点对于IGBT UIS失效的影响。实验结果表明:封装焊线在IGBT发射极金属所引入的横向电阻会导致IGBT芯片的并联元胞等效电阻不均匀,并使电流更易集中于封装键合点附近,最终导致IGBT芯片在UIS条件下的失效点均位于铝线键合点附近。Aiming at solving the turn-off failure of the IGBT device in application, the voltage stress, current stress, avalanche energy endurance and failure pattern of IGBT was studied under unclamped inductive switching (UIS) condition. Based on the UIS test circuit, the failure mechanism was discussed in detail. Aluminum wires were bonded on different location of IGBT bare chips separately during packaging. The UIS experiment was carried out on these chips based on self-assembled experimental platform. Advice on packaging improvement was pro- posed to avoid the influence of wire bonding on UIS failure. The experimental results indicate that the wire bonding introduced lateral resist- ance on the emitter metal pad of IGBT would cause the nonuniformity of resistance in paralleled IGBT cells and thus result in the current constriction in ceils near bonding spots till failure. Therefore, the failure spots on the IGBT chip stick to the bonding spots.
分 类 号:TM7[电气工程—电力系统及自动化] TN3[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.145