检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:何炎祥[1,2] 沈凡凡[1] 张军[1,3] 江南[1] 李清安[2] 李建华[4]
机构地区:[1]武汉大学计算机学院,武汉430072 [2]软件工程国家重点实验室(武汉大学),武汉430072 [3]东华理工大学软件学院,南昌330013 [4]合肥工业大学计算机与信息学院,合肥230009
出 处:《计算机研究与发展》2015年第6期1225-1241,共17页Journal of Computer Research and Development
基 金:国家自然科学基金重点项目(91118003);国家自然科学基金面上项目(61170022;61373039);国家自然科学青年基金项目(61402145);高等学校博士学科点专项科研基金项目(2013014111002512);安徽省自然科学青年基金项目(1508085QF138)
摘 要:随着半导体工艺的发展,处理器集成的片上缓存越来越大,传统存储器件的漏电功耗问题日益严峻,如何设计高能效的片上存储架构已成为重要挑战.为解决这些问题,国内外研究者讨论了大量的新型非易失性存储技术,它们具有非易失性、低功耗和高存储密度等优良特性.为探索spintransfer torque RAM(STT-RAM),phase change memory(PCM),resistive RAM(RRAM)和domainwall memory(DWM)四种新型非易失性存储器(non-volatile memory,NVM)架构缓存的方法,对比了其与传统存储器件的物理特性,讨论了其架构缓存的优缺点和适用性,重点分类并总结了其架构缓存的优化方法和策略,分析了其中针对新型非易失性存储器写功耗高、写寿命有限和写延迟长等缺点所作出的关键优化技术,最后探讨了新型非易失性存储器件在未来缓存优化中可能的研究方向.With the development of semiconductor technology and CMOS scaling, the size of on-chip cache memory is gradually increasing in modern processor design. The density of traditional static RAM (SRAM) has been close to the limit. Moreover, SRAM consumes a large amount of leakage power which severely affects system performance. Therefore, how to design efficient on-chip storage architecture has become more and more challenging. To address these issues, researchers have discussed a large number of emerging non-volatile memory (NVM) technologies which have shown attractive features, such as non-volatile, low leakage power and high density. In order to explore cache optimization approaches based on emerging non-volatile memory including spin-transfer torque RAM (STT-RAM), phase change memory (PCM), resistive RAM (RRAM) and domain-wall memory (DWM), this paper surveys the property of non-volatile memory compared with traditional memory devices. Then, the advantages, disadvantages and feasibility of architecting caches are discussed. To highlight their differences and similarities, a detailed analysis is then conducted to classify and summarize the cache optimization approaches and polieies. These key technologies are trying to solve the high write power, limited write endurance and long write latency of emerging non- volatile memory. Finally, the potential research prospect of emerging non-volatile memory in future storage architecture is discussed. Zhang Jun, born in 1978. PhD candidate and associate professor. Member of China Computer Federation.
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.249