Flash型FPGA单粒子瞬态脉冲分段滤除电路设计  

Segmented Filtering Circuit for SET Pulse in Flash-based FPGAs

作　　者：史方显 曾立[1] 王淼[1] 曹建勋[1] 权妙静 

机构地区：[1]北京航空航天大学宇航学院,北京100191

出　　处：《微电子学与计算机》2016年第2期63-67,共5页Microelectronics & Computer

基　　金：国家自然科学基金(41274190;41074130;41327802)

摘　　要：为提高FPGA在辐射环境条件下的抗单粒子脉冲（SET）的能力，设计了一种由多个延时单元和并联逻辑保护单元（Guard Gate，GG）构成的SET脉冲分段滤除电路．将SET脉冲处理延时减小至传统方法的10．42％～49．8％，从而提高电路对SET脉冲的处理能力，同时占用的逻辑资源未有明显增加．A segmented filtering circuit with delay units and guard gates is proposed to filter SET pulses with different width, considering the range and distribution of SET pulse widths produced in FPGA and the propagation induced pulse broadening. Dividing the widths of SET pulses into several intervals, parallel guard gates with different delay buffers generate corresponding results to different intervals. According to the results, this circuit selects the output in the shortest time, improving the performance on dealing with SET pulses. Simulation results in Fusion family flash-based FPGA indicate that, compared to traditional methods, the segmented filtering circuit can cut the filtering delay of SET pulse in critical path down to 10. 42%-49. 8%, while power consumption decreasing and no hardware resource increase.

关 键 词：单粒子瞬态脉冲 逻辑保护单元 Flash型FPGA 

分 类 号：TN402[电子电信—微电子学与固体电子学]