检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:苑红[1] 丁新平[1] 王伯荣[1] 牟伟[1] 杨超
机构地区:[1]青岛理工大学自动化工程学院,青岛266520
出 处:《电源学报》2016年第1期86-94,共9页Journal of Power Supply
基 金:国家自然科学基金资助项目(51477079);中国博士后科学基金资助项目(2013M531598)~~
摘 要:研究了DC-DC变换器电压增益、工作效率和元器件、电路板(PCB)寄生电阻之间的数量关系。以Zeta变换器为例运用状态空间平均法研究了电路增益、效率的影响因素,推导出增益和效率与电路参数(包括寄生电阻)的关系式;分析DC-DC电路电压增益跌落和效率下降的根源,分别研究各元器件寄生电阻、PCB环路寄生电阻对电压增益及效率造成的影响,推导出各寄生电阻对电压增益、效率影响的比重,为电路设计及有选择地进行优化提供了理论依据;最后,实验室搭建2台50 W的电路样机进行仿真及实验。实验结果验证理论分析的正确性。This paper discusses numerical quantitative relation ship among voltage gain, work efficiency and components and circuit board parasitic of DC-DC converter. Firstly it uses Zeta converter as an example to discover influence factors on voltage gain and work efficiency using state space averaging method and establishe expressions regarding gain, efficiency with circuit parameters including parasitic resistance. Then, the reasons why voltage gain drops and efficiency declines are investigated. The impacts on voltage gain and efficiency of components and PCB loop parasitic resistance are studied to get the ratio of impacts of each parasitic resistance on voltage gain and efficiency. Thus, the ratio can provide theoretical basis for circuit design and selecting optimal circuits. Finally, two circuit prototypes of 50 W are built in the lab, and the combining simulation and experimental results verify the accuracy of theoretical analysis.
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.222