检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]哈尔滨工程大学信息与通信工程学院,哈尔滨150001
出 处:《传感技术学报》2016年第6期880-885,共6页Chinese Journal of Sensors and Actuators
基 金:国家自然科学基金项目(61306142);黑龙江省自然科学基金项目(QC2014068)
摘 要:为了降低电容式Sigma-Delta(ΣΔ)微机械(MEMS)加速度计的量化噪声,减小开关电荷注入和衬底噪声共模干扰,减小谐波失真,设计了一种全差分四阶ΣΔ加速度计的接口专用集成电路(ASIC)。提出了一种简单、有效的全桥平衡结构,减小了驱动信号变化时,运放输入共模的变化对电路的干扰;提出了双侧反馈结构,大大提高了系统线性度。设计完成了电荷积分器、全差分前置补偿电路、二阶积分器等电路。采用0.5μm两层金属两层多晶n阱CMOS工艺流片,测试结果显示:闭环系统噪声密度为75μg/Hz^(1/2),系统灵敏度为1.32 V/gn,非线性度0.085%,功耗40 m W。结果显示本次设计满足微加速度计接口电路的设计要求。A full-differential four-order sigma-delta(ΣΔ)interface ASIC for capacitive micromachined accelerome-ter is presented to reduce quantization noise,switch charge injection,common mode disturbance of substrate noiseand harmonic distortion. An effective simple full-bridge equilibrium architecture was brought forward to reduce thedisturbance induced by the variation of common mode voltage of operational amplifier,when the driving signal alter-nating. To enhance the linearity of system,bilateral static force feedback was employed. Charge integrator,full-differential lead compensator,second-order integrator etc. were designed. The circuit was fabricated in 0.5 μm two met-al two poly n-well CMOS technology. The tested results indicated that the closed-loop noise density was 75 μg/Hz^1/2,sensitivity was 1.32 V/gn,nonlinearity was 0.085% and the power dissipation was 40 m W.All these properties metthe design requirement of micromachined accelerometer.
关 键 词:微加速度计 高线性度 全差分 SIGMA-DELTA
分 类 号:TP824[自动化与计算机技术—检测技术与自动化装置]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.145