时序电路有限状态机设计的安全性研究  

Security of Finite State Machines in Sequential Circuits

作　　者：彭凯贝 贾瑞清[2] 

机构地区：[1]北京语言大学研究生院,北京100083 [2]中国矿业大学机电与信息学院,北京100083

出　　处：《西南交通大学学报》2017年第2期424-428,共5页Journal of Southwest Jiaotong University

基　　金：国家自然科学基金资助项目(61228204)

摘　　要：针对有限状态机优化设计过程中与功能无关的状态会带来的潜在安全问题,基于对其被侵入因素和攻击途径进行分析的基础上,提出了安全状态的定义,并实现了安全状态的设计方法.通过增加T触发器一个反馈信号,在不影响触发器功能条件下,对有限状态机进行状态保护.研究结果表明:添加状态自锁后的实验电路在功耗、时延和面积上要比原始实验电路提高了144.7%;优化T触发器后的实验电路在功耗上比原始实验电路降低了3.6%,在面积上降低了18.9%,在时延上提高了19.6%.In view of the potential security problems brought by the don＇t care state in the optimization of finite state machine （ FSM ）, the definition of safe state and its design method are presented after analysis of the factors leading to intrusion into FSM and the attack paths. Without affecting the flip-flop function, state protection of FSM is realized by adding a feedback signal to the T-type flip- flop. Results show that the experimental circuit with state feedback signal is 144. 7 % higher than the original experimental circuit in the power consumption, delay and area; the experimental circuit optimized with T-type flip-flop is 3. 6% lower than the original experimental circuit in power consumption, 18. 9 % lower in area, and 19. 6 % higher in delay.

关 键 词：有限状态机 硬件安全 时序电路 设计功能无关状态 

分 类 号：TP33[自动化与计算机技术—计算机系统结构]