检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:王鹏[1] 汪涛[1] 丁坤 易茂祥[1] WANG Peng; WANG Tao; DING Kun; YI Maoxiang(School of Electronic Science & Applied Physics, Hefei University of Technology, Hefei 230009, P. R. China)
机构地区:[1]合肥工业大学电子科学与应用物理学院,合肥230009
出 处:《微电子学》2018年第5期579-584,共6页Microelectronics
基 金:国家自然科学基金资助项目(61371025);合肥工业大学博士专项基金资助项目(JZ2015HGBZ0462);安徽省质量工程项目(2017jyxm0037)
摘 要:提出了一种高增益三级运算放大器。采用五管全差分、套筒式共源共栅、典型共源级结构作为运算放大器的放大级,采用共模抑制电路、频率补偿电路、高摆幅偏置电路,提高了运算放大器的性能。结果表明,在3V电源电压、4pF负载电容的条件下,该运算放大器的开环直流增益为155dB,单位增益带宽为112 MHz,相位裕度为84.1°,电源抑制比为151dB,共模抑制比为-168dB。该运算放大器的补偿电容较小,节省了面积。A high gain three stage operational amplifier was proposed.The amplification stage of the amplifier was composed of five transistor full-differential,telescopic cascode and typical common source circuits,and the performance of the amplifier was greatly improved by the design of CMRR,frequency compensation and high swing bias circuits.The simulation results showed that the open-loop dc gain of the amplifier was 155 dB,the unity gainbandwidth was 112 MHz,the phase margin was 84.1°,with the PSRR and the CMRR of 151 dB and -168 dB respectively when the supply voltage was 3 Vand the capacitance was 4 pF.Due to the small compensated capacitor of the amplifier,the layout area of the amplifier could also be reduced significantly.
分 类 号:TN432[电子电信—微电子学与固体电子学] TN722.77
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.188