检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:焦童 陈玲玲 安鑫[1] 李建华[1] JIAO Tong;CHEN Lingling;AN Xin;LI Jianhua(School of Computer and Information,Hefei University of Technology,Hefei 230009,China)
机构地区:[1]合肥工业大学计算机与信息学院,合肥230009
出 处:《计算机工程》2021年第4期158-165,共8页Computer Engineering
基 金:国家自然科学基金(61402145,61673156);中央高校基本科研业务费专项资金(PA2019GDPK0078)。
摘 要:非易失性存储器具有能耗低、可扩展性强和存储密度大等优势,可替代传统静态随机存取存储器作为片上缓存,但其写操作的能耗及延迟较高,在大规模应用前需优化写性能。提出一种基于缓存块重用信息的动态旁路策略,用于优化非易失性存储器的缓存性能。分析测试程序访问最后一级缓存(LLC)时的重用特征,根据缓存块的重用信息动态预测相应的写操作是否绕过非易失性缓存,利用预测表进行旁路操作完成LLC缺失时的填充,同时采用动态路径选择进行上级缓存写回操作,通过监控模块为旁路的缓存块选择合适的上级缓存,并将重用计数较高的缓存块填充其中以减少LLC写操作次数。实验结果表明,与未采用旁路策略的缓存设计相比,该策略使4核处理器中所有SPLASH-2程序的运行时间平均减少6.6%,缓存能耗平均降低22.5%,有效提高了整体缓存性能。Non-Volatile Memory(NVM)has the advantages of low energy consumption,strong scalability and high storage density.It can replace the traditional Static Random Access Memory(SRAM)as on-chip cache,but is also faced with high energy consumption and delay for write operations,so it is necessary to optimize the write performance for large-scale application.This paper proposes a dynamic bypass policy based on cache block reuse information to optimize the cache performance of NVM.It analyzes the reuse characteristics of the test program accessing the Last-Level Cache(LLC).According to the reuse information of the cache block,it dynamically predicts whether the corresponding write operation bypasses the non-volatile cache and completes the filling when LLC is missing using the bypass operation of the prediction table.At the same time,it adopts the dynamic path selection to carry out the upper level cache write back operation,and select the appropriate upper level cache for the bypass cache block through the monitoring module.The cache blocks that are frequently reused are filled into the superior cache to reduce the number of LLC write operations.Experimental results show that the proposed policy can reduce the average running time of all SPLASH-2 programs in a 4-core processor by 6.6%and the average cache energy consumption by 22.5%compared with the cache design without bypass policy.The policy effectively improves the overall cache performance.
关 键 词:非易失性存储器 多核处理器 缓存 重用信息 旁路策略 能耗
分 类 号:TP39[自动化与计算机技术—计算机应用技术]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.21.126.72