检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:潘昭浩 张政权[1] 刘庆想[1] 王廷轩 Pan Zhaohao;Zhang Zhengquan;Liu Qingxiang;Wang Tingxuan(School of Physics and Technology,Southwest Jiaotong University,Chengdu 610031,China)
机构地区:[1]西南交通大学物理科学与技术学院,成都610031
出 处:《强激光与粒子束》2021年第10期120-125,共6页High Power Laser and Particle Beams
基 金:国防重点研发项目。
摘 要:针对全固态直线变压器驱动源(LTD)中大规模开关同步触发的需求,设计了一款基于ZYNQ-7000So C平台的全数字多路脉冲延时系统。介绍了该系统各功能模块,并重点从时间数字转换器(TDC)、多路脉冲输出及ARM核控制三个模块进行分析设计。详细阐述了TDC模块抽头延时法原理及高精度进位链的构造;采用粗延时和细延时结合设计多路脉冲输出模块,有效提高信号的延时精度和范围,且模块化设计提高了通道数目的可扩展性;阐述ARM核控制流程,实现了响应快、稳定性高的控制。最后对系统进行了仿真验证,固化后在器件上进行了实测。实验结果表明,系统能够对外部触发信号实现多路延时输出,信号脉冲宽度1200 ns,幅值1.8 V,延时步进1 ns,延时调节范围0~4.29 s,输出误差低于1 ns。Aiming at the requirement of synchronous triggering of large-scale switches in the all-solid-state linear transformer drive source(LTD),this paper designs an all-digital multi-channel pulse delay system based on the ZYNQ-7000 SoC platform.The paper introduces the functional modules of the system,and focuses on the analysis and design of three modules:time-to-digital converter(TDC),multi-channel pulse output and ARM core control.First of all,it elaborates on the principle of the tap delay method of the TDC module and the structure of the high-precision carry chain;Secondly,it uses a combination of coarse delay and fine delay to design a multi-channel pulse output module,which effectively improves the delay accuracy and range of the signal.The modular design also improves the scalability of the number of channels.This paper also describes the control flow of the ARM core,which realizes the control with fast response and high stability.Finally,the paper presents the simulation verification of the system and measurement of the cured device.The measurement results show that the system can achieve multiple delay outputs for external trigger signals.The system output signal pulse width is 1200 ns,with 1.8 V amplitude,and the delay step is 1 ns,the delay adjustment range is 0~4.29 s.The system output signal error is less than 1 ns.
关 键 词:同步触发 多路脉冲延时系统 片上系统 进位链 时间数字转换器
分 类 号:TN492[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:18.116.65.119