检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:白正杨 甄少伟[1] 胡怀志 谢泽亚 张波[1] BAI Zhengyang;ZHEN Shaowei;HU Huaizhi;XIE Zeya;ZHANG Bo(State Key Lab.of Elec.Thin Films and Integr.Dev.,Univ.of Elec.Sci.and Technol.of China,Chengdu 610054,P.R.China)
机构地区:[1]电子科技大学电子薄膜与集成器件国家重点实验室,成都610054
出 处:《微电子学》2021年第6期860-865,共6页Microelectronics
基 金:“十三五”装备预先研究项目。
摘 要:为了用于固定频率电压模PWM控制,提出了一种基于自适应频率DPWM的数字控制Buck变换器。在负载阶跃响应时,DPID的输出值发生改变,以调制PWM信号的占空比;DPWM频率根据输出误差值而变化,提高了PWM信号的调制强度。通过小数分频和检测ADC输出,实现了DPWM频率的变化。采用分段调节的方式,有效改善了电路的瞬态响应。该Buck变换器基于0.18μm CMOS工艺设计。仿真结果表明,当负载电流在10~20 A范围变化时,过冲电压降低了5 mV,恢复时间缩短了10.5μs,下冲电压降低了8 mV,恢复时间缩短了9.6μs。A digital control buck converter based on adaptive frequency DPWM was proposed for the use of fixed-frequency voltage-mode PWM control.In the load step response,the output value of the DPID changed to modulate the duty cycle of the PWM signal,and the DPWM frequency varied according to the output error value,which improved the modulation intensity of PWM signal.The change of DPWM frequency was realized by fractional frequency division and detection of ADC output.The transient response of the circuit was improved effectively by subsection regulation.The buck converter was designed in a 0.18μm CMOS process.The simulation results showed that when the load current varied from 10 to 20 A,the overshoot voltage was reduced by 5 mV,the recovery time was shortened by 10.5μs,the undershoot voltage was reduced by 8 mV,and the recovery time was shortened by 9.6μs.
关 键 词:数字控制Buck变换器 小数分频 自适应频率DPWM
分 类 号:TN86[电子电信—信息与通信工程]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.113