检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:肖建民[1] 仲浩 赵玉灿[1] 黄志岭[1] XIAO Jian-min;ZHONG Hao;ZHAO Yu-can;HUANG Zhi-ling(NR Electric Co.,Ltd.,Nanjing 211102,China)
机构地区:[1]南京南瑞继保电气有限公司,江苏南京211102
出 处:《电力电子技术》2022年第3期23-26,33,共5页Power Electronics
基 金:国家电网公司总部科技项目(5100-202249004A-1-1-ZN)。
摘 要:某些处理器芯片异步总线访问延时较大,无法满足高压直流(HVDC)输电换流器触发控制对触发精度的要求。为解决该问题,更改采用传输速率高、延时短的PCIe高速通讯方式。此处首先简单介绍了异步总线和PCIe高速通讯的区别;第二,详细介绍了此处提出的基于PCIe的现场可编程门阵列(FPGA)与处理器之间高性能数据双向串行通讯的解决方案;第三,基于该解决方案,介绍了HVDC换流器触发控制的逻辑实现;最后,基于某HVDC工程的实时数字仿真(RTDS)系统,对所提的触发控制方法进行验证测试。测试结果表明,所提控制方法能很好地实现HVDC换流器触发控制功能,触发脉冲的不平衡度和准确度能满足工程设计要求。The asynchronous bus access of some processor chips is relatively long,which cannot meet the trigger accuracy requirements of the high-voltage direct current(HVDC)transmission converter trigger control.To solve this problem,the PCIe high-speed communication method with high transmission rate and short delay is adopted.Firstly,it briefly introduces the difference between asynchronous bus and PCIe high-speed communication.Secondly,it introduces in detail the high-performance data bidirectional serial communication solution between field programmable gate array(FPGA)and processor based on the proposed PCIe.Thirdly,based on the solution,it introduces the logic implement of the trigger control method for the HVDC converter.Finally,based on the HVDC project real time digital simulation(RTDS)system,the proposed trigger control method is verified and tested.The test results show that the control method can well realize the trigger control function of the HVDC converter,and the imbalance and accuracy of the trigger pulse can meet the engineering design requirements.
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:52.14.137.94