检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:张媛 汪西虎 商世广 董振斌 ZHANG Yuan;WANG Xihu;SHANG Shiguang;DONG Zhenbin(School of Electronic Engineering,Xi'an University of Posts and Telecommunications,Xi'an 710121,China;Shanghai Engineering Research Center of Electronic Circuit Intelligent Protection,Shanghai 201202,China;Wayon Electronics Co.,Ltd.,Shanghai 201202,China)
机构地区:[1]西安邮电大学电子工程学院,陕西西安710121 [2]上海电子线路智能保护工程技术研究中心,上海201202 [3]上海维安电子有限公司,上海201202
出 处:《电子元件与材料》2022年第5期539-544,共6页Electronic Components And Materials
基 金:国家自然科学基金(61874087,61634004)。
摘 要:传统带隙基准结构的欠压锁定(UVLO)电路存在结构复杂、温漂特性差、功耗高等缺陷。为精准实现低温漂,提出了一种欠压锁定电路结构,该结构基于差分放大器的非对称性产生滞回电压,进而降低了阈值电压的温度敏感性,提高了阈值电压的精度。该欠压保护电路通过反馈控制法产生了上、下门限阈值电压,克服了单个阈值抗干扰能力差的缺点。电路基于0.18μm BCD工艺设计,仿真结果表明:当电源电压高于上门限阈值电压(V_(IH))2.2 V时,芯片系统正常工作;当电源电压低于下门限阈值电压2.01 V时,芯片系统被关断;在-55~+125℃温度范围内,该电路的滞回电压为0.19 V,V_(IH)温漂为0.01 V,滞回电压温漂为0.07 V,且该欠压锁定电路的功耗在3 V电源下为9.54μW。The traditional undervoltage lockout(UVLO)circuit with bandgap reference structure has defects such as complex structure,poor temperature drift characteristics,high power consumption.To reduce temperature drift,an UVLO circuit structure was proposed,which generated a hysteresis voltage based on asymmetry of the differential amplifier.The UVLO thereby can reduce the temperature sensitivity and improve the accuracy of the threshold voltage.The UVLO circuit generated both upper and lower threshold voltage by feedback control method,which in turn overcame the shortcomings of a single threshold anti-interference ability.This circuit was designed based on the 0.18μm BCD process.The simulation results show that the chip system works normally when the power supply voltage is higher than the upper threshold voltage(V_(IH),2.2 V).When the power supply voltage is below the lower threshold voltage(2.01 V),the chip system is shut off.From-55℃to+125℃,the hysteresis voltage of the circuit is 0.19 V,the V_(IH) temperature drift is 0.01 V,the temperature drift of the hysteresis voltage is 0.07 V,and the power consumption of the UVLO circuit is 9.54μW at 3 V power supply.
分 类 号:TN432[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.16.143.199