检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:马盼 林子明 Ma Pan;Lin Ziming(CRSC Research&Design Institute Group Co.,Ltd.,Beijing 100070,China;Beijing Engineering Technology Research Center of Operation Control Systems for High Speed Railways,Beijing 100070,China)
机构地区:[1]北京全路通信信号研究设计院集团有限公司,北京100070 [2]北京市高速铁路运行控制系统工程技术研究中心,北京100070
出 处:《铁路通信信号工程技术》2023年第2期22-26,共5页Railway Signalling & Communication Engineering
基 金:工业和信息化部2020年工业互联网创新发展工程项目(2300-k1210002.01)。
摘 要:铁路专用芯片是国内轨道交通列控系统底层核心攻关技术之一,为助力芯片设计开发效率提高及减少后期维护成本,分别从数字专用芯片前端设计和仿真验证两个方面分析开发环境的功能需求,提出基于linux服务器端可重用芯片开发环境,详细说明该环境的设计结构、启动流程和应用方法。该开发环境可实现从模块级到芯片级,RTL级到门级网表,单测试用例到测试用例集的开发、仿真、管理和多人协同工作,在保证芯片可靠性同时提升开发效率。Railway ASIC(Application Specific Integrated Circuit) is one of the core technologies of train control system of China’s railway transportation. In order to improve the chip design and development efficiency and reduce the later maintenance cost, this paper analyzes the functional requirements of the development environment from two aspects of the chip design and simulation verification of ASIC, and proposes the reusable chip development environment based on linux server side. The design structure, start-up process and application method of the environment are described in detail. The development environment can realize the development, simulation, management and multiperson cooperation from module level to chip level, RTL level to gate level netlist, single test case to test case set, ensuring the reliability of the chip and improving the development efficiency.
分 类 号:U284.48[交通运输工程—交通信息工程及控制]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.185