检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:金璐 JIN Lu(Neusoft Medical Systems Co.,Ltd.,Shenyang,Liaoning Province,110011 China)
出 处:《科技资讯》2023年第4期15-18,共4页Science & Technology Information
摘 要:数字通信相关技术以及计算机技术的快速发展极大地推动了高速数据传输的需求,PCIe Gen5信号速率已经达到32 Gb/s,在数据采集、雷达通信、遥感探测等领域,数据量的日益增大和数据处理的日益复杂化,使高速数据传输逐渐成为通信系统设计中的关键点。Xilinx提供的DMA/Bridge Subsystem for PCI Express IP是一个高性能,可配置的,适用于PCIe 2.0、PCIe 3.0的SG模式DMA,该文主要介绍了XDMA的配置说明、数据通路搭建及相关测试性能,实测结果与PCIe相关测试速率比较。The rapid development of digital communication-related technology and computer technology has greatly promoted the demand for high-speed data transmission. PCIe Gen5 signal rates have reached 32 Gb/s. In the fields of data collection, radar communications and remote sensing detection, the increasing volume of data and the growing complexity of data processing have made high-speed data transmission become a key point in the design of communication systems. The DMA/Bridge Subsystem for PCI Express IP provided by Xilinx is a highperformance, configurable SG-mode DMA suitable for PCIe 2.0 and PCIe 3.0. This article mainly introduces the configuration instructions, data path construction and related test performance of XDMA, and compares the measured results with PCIe related test rates.
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.49