检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:吴海燕 WU Haiyan(The Tenth Research Institute of China Electronic Technology Group Corporation,Chengdu 610036,China)
机构地区:[1]中国电子科技集团公司第十研究所,四川成都610036
出 处:《电子设计工程》2023年第7期184-187,193,共5页Electronic Design Engineering
摘 要:随着现代信息系统任务量的日益庞大,系统对通信带宽、响应速度和可靠性的要求越来越高,通常采用高速高可靠的串行RapidIO总线来完成系统中诸如信号处理模块、数据处理模块、网络交换模块上所有节点之间的互联入网、数据传输,其中节点入网是网络通信的首要和重要条件,某个节点入网失败将导致该节点无法进行后续通信,所以节点入网成功率尤为重要。为提高节点入网成功率,文中介绍了一种兼容国产和进口串行RapidIO总线交换芯片的通信系统,该系统在节点不重新启动的情况下可以高效并可靠地纠错串行RapidIO总线状态,使得各节点可以100%成功入网,提高系统的实时性、稳定性和可靠性。An increasingly large amount with the task of modern information system,the system of communication bandwidth,response speed and reliability of the demand is higher and higher,so usually adopt high⁃speed serial RapidIO bus with high reliability to complete in the system,such as signal processing module,data processing module and network exchange module interconnection between all nodes on the net,data transmission,node access is the primary and important condition of network communication.In order to improve the success rate of node access to the network,a communication system compatible with domestic and imported serial RapidIO bus switching chip is introduced in this paper,which can correct the serial RapidIO bus state efficiently and reliably without restarting the node,reaching 100%success of each node access to the network,and improving the real⁃time stability and reliability of the system.
关 键 词:高速串行RapidIO总线 交换芯片 纠错 入网率
分 类 号:TN915.03[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.38