检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:孙海燕[1] 熊韵 戴澜[1] SUN Haiyan;XIONG Yun;DAI Lan(College of Information,North China University of Technology,Beijing 100144,China)
出 处:《通信电源技术》2023年第4期25-27,共3页Telecom Power Technology
摘 要:基于MATLAB中的Simulink库实现了噪声整形SAR ADC的行为级建模并对模型进行仿真分析,着重分析了采样热噪声、采样时钟抖动、比较器噪声、电容失配等非理想因素对ADC系统性能的影响。为了设计实现13.5位噪声整形SAR ADC,并满足信息噪声及失真比(Signal-to-Noise-and-Distortion Radio,SNDR)为83 dB的性能指标,需要保证采样热噪声在0.5 LSB以内、时钟抖动在1 ns以内、比较器噪声在2.5LSB以内、电容失配在0.2%以内。实验证明,所完成的建模工作对噪声整形SAR ADC实际电路的设计具有一定的指导意义。This paper implements the behavioural-level modeling of a noise-shaping SAR ADC based on the simulink library in MATLAB and simulates the model,focusing on the impact of non-ideal factors such as sampling thermal noise,sampling clock jitter,comparator noise,and capacitor mismatch on the ADC system performance.In order to design and implement a 13.5-bit noise-shaping SAR ADC and meet the performance specification of 83 dB Signal-to-Noise-and-Distirtion Radio(SNDR),it is necessary to ensure that the sampling thermal noise is within 0.5 Least Significant Bit(LSB)and the clock jitter is within 1ns,the comparator noise is within 2.5 LSB,and the capacitor mismatch is within 0.2%.The work in this thesis is a guide to the design of practical circuits for noise shaping SAR ADC.
关 键 词:噪声整形SAR ADC 非理想因素 SIMULINK
分 类 号:TN91[电子电信—通信与信息系统]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:3.12.198.162