检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:赖明澈[1] 吕方旭 张庚 许超龙[1] LAI Ming-che;LÜFang-xu;ZHANG Geng;XU Chao-long(College of Computer Science and Technology,National University of Defense Technology,Changsha 410073,China)
机构地区:[1]国防科技大学计算机学院,湖南长沙410073
出 处:《计算机工程与科学》2023年第6期951-960,共10页Computer Engineering & Science
基 金:国家重点研发计划(2018YFB2202303);博士后面上项目(2020M673697);博士后特别资助(2022T150781)。
摘 要:高速串行接口是高性能计算机和数据中心芯片之间互连的核心关键IP。随着业界单通道速率由56 Gbps向112 Gbps发展,高速串行接口的误码率急剧增加,严重影响互连性能和系统稳定性。针对112 Gbps PAM4接收机误码率高的难题,首次采取一种协同自适应均衡器构架,提出了面向3种均衡器的自适应协同均衡算法,能在高插入损耗条件下取得较低误码率;提出了基于判决反馈均衡器的盲自适应均衡算法,能缩短链路训练时间,减少硬件开销。采用12 nm CMOS工艺完成了基于协同自适应均衡器的接收机设计。仿真结果表明,针对经过36.5 dB信道的去加重112 Gbps PAM4信号,采取协同自适应均衡器的接收机误码率小于1e^(-12),收敛周期约400 ns,功耗增幅仅约2.3%。High speed serial interface is the key intellectual property(IP)for the inter-chip interconnection during the high performance computers and data centers.As the single-channel rate of the serial interface evolves from 56 Gbps to 112 Gbps,the high speed serial interface faces a sharp increase in the bit error rate(BER),which seriously affects the interconnection performance and the system stability.In order to solve the problem of the high bit error rate at 112 Gbps PAM4 receiver,a cooperative adaptive equalizer is proposed in this paper.Firstly,an adaptive cooperative equalization algorithm for three kinds of equalizers is proposed to achieve low bit error under the condition of large insertion losses.Then the blind adaptive equalization algorithm based on decision feedback equalizer is proposed to shorten the link training time and reduce the hardware overhead.This paper completes the circuit implementation of the receiver with the cooperative adaptive equalizer under the 12 nm CMOS technology.The simulation results show that the receiver with the proposed cooperative adaptive equalizer can steadily receive the 112 Gbps PAM4 signal under 36.5 dB condition with the BER less than 1e^(-12).It also can achieve the convergence period of about 400 ns and a power consumption increase of only about 2.3%.
关 键 词:高速串行接口 自适应均衡算法 连续线性均衡器(CTLE) 前向反馈均衡器(FFE) 判决反馈均衡器(DFE)
分 类 号:TP393[自动化与计算机技术—计算机应用技术]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.7