一款NoC总线的低功耗设计  

Low power design of NoC bus

在线阅读下载全文

作  者:徐新宇[1] 陈玉蓉[1] 张猛华[1] XU Xinyu;CHEN Yurong;ZHANG Menghua(The 54th Research Institute of China Electronics Technology Corporation,Wuxi,Jiangsu 214035,China)

机构地区:[1]中国电子科技集团公司第五十八研究所,江苏无锡214035

出  处:《计算机应用文摘》2024年第5期44-46,共3页Chinese Journal of Computer Application

摘  要:随着集成电路技术的飞速发展,其集成度和复杂度越来越高,导致芯片功耗问题日益严重。文章提出一套兼容片上网络(Net on Chip,NoC)总线的功耗管理总线,针对不同电源域进行低功耗管理,通过电源域开关协议将电源域状态同步到事务活动,且不影响系统其他部分的操作。实验结果表明,功耗管理总线具有低成本、协议简单、兼容性好、轻量级等优势。With the rapid development of integrated circuit technology,its integration and complexity are becoming increasingly high,leading to increasingly serious power consumption issues in chips.This article proposes a power management bus that is compatible with the Net on Chip(NoC)bus,which performs low-power management for different power domains.The power domain status is synchronized to transaction activities through the power domain switch protocol,without affecting the operation of other parts of the system.The experimental results show that the power management bus has advantages such as low cost,simple protocol,good compatibility,and lightweight.

关 键 词:NoC总线 低功耗 多电源域 协议 

分 类 号:TN402[电子电信—微电子学与固体电子学]

 

参考文献:

正在载入数据...

 

二级参考文献:

正在载入数据...

 

耦合文献:

正在载入数据...

 

引证文献:

正在载入数据...

 

二级引证文献:

正在载入数据...

 

同被引文献:

正在载入数据...

 

相关期刊文献:

正在载入数据...

相关的主题
相关的作者对象
相关的机构对象