Design and implementation of a multi-tile parallel scanning rasterization accelerator  

作　　者：Xing Lidong Guo Qiang Peng Xinlong Feng Zhenfu 

机构地区：[1]School of Electronic Engineering,Xi'an University of Posts and Telecommunications,Xi'an 710121,China

出　　处：《The Journal of China Universities of Posts and Telecommunications》2024年第2期94-104,共11页中国邮电高校学报（英文版）

基　　金：the Scientific Research Program Funded by Shaanxi Provincial Education Department(20JY058)。

摘　　要：In the design of a graphic processing unit(GPU),the processing speed of triangle rasterization is an important factor that determines the performance of the GPU.An architecture of a multi-tile parallel-scan rasterization accelerator was proposed in this paper.The accelerator uses a bounding box algorithm to improve scanning efficiency.It rasterizes multiple tiles in parallel and scans multiple lines at the same time within each tile.This highly parallel approach drastically improves the performance of rasterization.Using the 65 nm process standard cell library of Semiconductor Manufacturing International Corporation(SMIC),the accelerator can be synthesized to a maximum clock frequency of 220 MHz.An implementation on the Genesys2 field programmable gate array(FPGA)board fully verifies the functionality of the accelerator.The implementation shows a significant improvement in rendering speed and efficiency and proves its suitability for high-performance rasterization.

关 键 词：graphic processing unit(GPU) RASTERIZATION multi-tile PARALLELISM 

分 类 号：TP391.41[自动化与计算机技术—计算机应用技术] TP332[自动化与计算机技术—计算机科学与技术]