检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:李小波[1] 唐志敏 LI Xiaobo;TANG Zhimin(State Key Lab of Processors,Institute of Computing Technology,Chinese Academy of Sciences,Beijing 100190;School of Computer Science and Technology,University of Chinese Academy of Sciences,Beijing 100049)
机构地区:[1]处理器芯片全国重点实验室(中国科学院计算技术研究所),北京100190 [2]中国科学院大学计算机科学与技术学院,北京100049
出 处:《高技术通讯》2024年第8期824-831,共8页Chinese High Technology Letters
基 金:国家自然科学基金(61732018,61872335,61802367)资助项目。
摘 要:针对芯片硅后调试面临内部信号可观测性差、可控制性弱、内部状态不易恢复重建等问题,本文设计和实现了一款基于现场可编程门阵列(FPGA)的快速扫描调试器XDebugger。该调试器复用传统可测试设计(DFT)扫描链路逻辑,在芯片的设计阶段插入基于功能模块前导码的扫描控制电路,实现了芯片内部各数字逻辑模块信号100%可见;通过基于FPGA的扫描调试器X-Debugger可以快速完成芯片内部寄存器状态获取和修改,并结合硬件加速器可以完成芯片内部逻辑状态的快速重建,从而形成硅后调试闭环。在某处理器芯片硅后调试实践中的结果表明,对于小于100万触发器的功能模块可以在1 s内完成内部状态获取、修改和重建,全芯片通过X-Debugger内部信号获取和重建小于1 min,极大提高了该处理器芯片的硅后调试效率。Chip post silicon debugging faces challenges such as poor internal observability,weak controllability,and dif-ficult internal state replay.This paper designs and implements a field programmable gate array(FPGA)based scan debugger X-Debugger which improves the debug efficiency dramatically.By reusing origin design for test(DFT)scan chain logic,inserting a scan control circuit based on functional module preamble during the chip design phase,the digital logic signals inside the chip are 100%visible.The scan debugger based on FPGA can quickly complete the acquisition and modification of the internal register state of the chip,and complete the replay of the internal logic state of the chip through the emulator rapidly,thus forming a debugging closed loop.The post silicon debugging practice of a processor chip shows that the function module with less than one million registers can com-plete the internal state acquisition and replay in 1 s,and the whole chip’s internal state can be acquired and re-played in less than 1 min by X-Debugger,which greatly improves the post silicon debugging efficiency of the pro-cessor chip.
关 键 词:硅后调试 现场可编程门阵列(FPGA) 扫描链 寄存器回读 状态重建
分 类 号:TN40[电子电信—微电子学与固体电子学] TN791
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.49