ASIC综合后的静态验证方法的研究  

A Study on the Static Verification Methodology for Synthesized ASIC Design

作　　者：舒适[1] 唐长文[1] 闵昊[1] 

机构地区：[1]复旦大学专用集成电路系统与设计国家重点实验室,上海200433

出　　处：《微电子学》2004年第1期56-59,共4页Microelectronics

摘　　要：　介绍了基于深亚微米CMOS工艺ASIC电路设计流程中的静态验证方法。将这种验证方法与以往的动态验证方法进行了比较,结果表明,前者比后者更加高效和准确。由此可以说明,静态验证完全可以取代动态验证,并且静态验证比动态验证更加适合超大规模集成电路的发展趋势。A static verification methodology for circuit design-flow of ASIC's based on very deep sub-micron CMOS technology is described in the paper.A comparison of the static verification methodology with the dynamic verification methodology indicates that the former is more efficient and more accurate than the latter.It has been shown that the static verification,which is a substitute for dynamic verification,is more suitable for VLSI's.

关 键 词：ASIC 静态验证方法 深亚微米CMOS工艺 电路设计 劝态验证 集成电路 

分 类 号：TN492[电子电信—微电子学与固体电子学]