检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
机构地区:[1]三峡大学智能视觉与图像信息研究所,湖北宜昌443002 [2]三峡大学电气信息学院,湖北宜昌443002
出 处:《电气自动化》2009年第2期73-74,共2页Electrical Automation
摘 要:介绍了基于FPGA的DSP开发技术,提出了一种设计正交信号发生器的方案。利用DSP Builder建立其数学模型,实现了模块化设计,使设计变得直观。在Simulink中进行仿真验证,通过Signal Compiler将模型转化成硬件描述语言,经过QuartusⅡ仿真正确后,下载到FPGA里。输出的正交信号能够灵活的调频、调相、调幅,实现了全数字化设计。该方案简化了硬件设计的难度,对各个模块的参数进行简单设置就能完成复杂的电子系统设计。The DSP development technology is introduced based on FPGA, and a plan for designing quadrature signal generator is proposed. The mathematical model is built with DSP Builder, the module design is realized, so that the design become intuition. The model is verified by simulation in Simulink, it is transformed into hardware description language through signal Compiler, which is downloaded to FPGA after Quartus Ⅱ simulation is correct. The output quadrature signal can realize flexible frequency change, phase change and amplitude change and realizes full digital design. Hardware design's difficulty is simplified using this plan, the complex electronic system design can be completed after each module's parameter is set up simply.
关 键 词:DSP BUILDER SIMULINK Quartus Ⅱ DDS正交信号发生器
分 类 号:TH89[机械工程—仪器科学与技术]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.229