检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:宋佳杰[1] 邱明波[1] 刘志东[1] 田宗军[1]
机构地区:[1]南京航空航天大学,南京210016
出 处:《中国机械工程》2013年第13期1796-1799,共4页China Mechanical Engineering
基 金:国家自然科学基金资助项目(50975142);江苏省博士后科学基金资助项目(1002009C);南京航空航天大学科研启动基金资助项目
摘 要:为改善高电阻率硅的电火花线切割可加工性,提出了一种在半导体电镀金属薄膜表面放电的方法(简称进电端放电法)。首先在硅(电阻率为2.1Ω.cm)表面电镀一层铜膜,然后利用铜刷作电极,在铜膜表面进行放电,利用放电形成的高温在硅表面形成重掺杂层,以降低接触势垒。分析了表面重掺杂层的形成机理,制备了硅试件并得到了伏安曲线,结果表明,试件的进电端接触电阻明显减小。最后采用进电端放电法对电阻率为2.1Ω.cm、直径为100mm的硅锭进行电火花线切割试验,加工效率可由12mm2/min提高至30mm2/min。In order to improve EDM machinability of high resistivity silicon, a new method aimed at reducing the contact barrier was raised by EDM sweeping on the surface of metal film on the electric feeder termination, named electric-- feeder-- termination-- discharge (EFTD). First, a copper film was deposited on the surface of silicon (2.1Ω·cm). Then, electrical discharge happened between a copper brush and the copper film. Finally, a heavily doped layer between the silicon and copper film was formed by the action of high temperature. The formation mechanism of heavy doped layer was analyzed. The test specimen (silicon) was prepared, and the I--U characteristic curve was measured. The results show the reduction of contact resistance. In the end, an EDM experiment on silicon ingot with the resistivity of 2.1Ω· cm and the diameter of 100mm was conducted. The EDM efficiency is as 30mm2/min.
分 类 号:TG661[金属学及工艺—金属切削加工及机床] O471.5[理学—半导体物理]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.31