检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:马奎[1] 杨发顺[1] 林洁馨[1] 傅兴华[1]
出 处:《微电子学与计算机》2013年第10期93-96,共4页Microelectronics & Computer
基 金:贵州省工业公关项目(黔科合GY字[2009]3026);贵州省重点实验室能力目(黔科合J字[2011]2203);贵州大学自然科学青年建设项目(黔科合计Z字[2010]4006);贵州省科学技术基金项基金(贵大自青基合字[2009]016)
摘 要:当前BCD工艺中所集成的功率器件的电极都是从芯片表面引出,这会增加芯片面积、引入更多寄生效应、增加高压互连的复杂度.为解决现有BCD工艺存在的缺陷,提出了一种集成有高压VDMOS器件,并将VDMOS的漏极从芯片背面引出的BCD工艺.仿真得到VDMOS的阈值电压为2.5V,击穿电压为161V;NPN管和PNP管的C-E耐压分别为47.32V、32.73V,β分别为39.68、9.8;NMOS管和PMOS管的阈值电压分别为0.65V、-1.16V,D-S耐压分别为17.37V、14.72V.In current BCD technology, outlets of the circuit are led from top surface of the chip. Therefore, buried layers and sink areas are needed to make good contact and device interconnect. These structures reduce the integration of power chips, and introduce additional resistance and parasitic capacitance, and complicate interconnection especially for high voltage interconnection. In this paper, a new BCD technology was proposed. High voltage VDMOS was integrated in this new technology, and it was designed with the Drain contact on the back. This new technology overcomes the disadvantages of the conventional BCD technology. The simulation results shown that for VDMOS, the threshold voltage is 2.5 V and D-S breakdown voltage is 161 V, for NPN and PNP, C- E breakdown voltage is 47. 32 V and 32. 73 V, 13 is 39. 68 and 9. 8 respectively, for NMOS and PMOS, threshold voltage is 0. 65 V and -1.16 V respectively, D-S breakdown voltage is 17. 37 V and 14. 72 V respectively.
分 类 号:TN303[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.117