一种低功耗亚阈值全MOS管基准电压源的设计  

Design of a low power sub-threshold all MOSFET voltage reference

作　　者：张涛[1] 陈远龙[1] 王影[1] 曾敬源 张国俊[1] 

机构地区：[1]电子科技大学电子薄膜与集成器件国家重点实验室,四川成都610054

出　　处：《电子元件与材料》2016年第5期27-30,共4页Electronic Components And Materials

摘　　要：分析了工作在亚阈值区、线性区和饱和区的MOS晶体管不同电流特性,设计了一种低功耗全MOS基准电压源电路。使用工作在线性区的MOS晶体管代替普通常规电阻,使整个电路实现全MOS基准源的特性,同时有效减小电路芯片面积,并且输出基准电压为线性区MOS管提供偏压以进一步降低功耗。基于SMIC 0.18μm CMOS工艺设计电路。仿真结果表明此电路在1.8 V电源电压下,–50^+150℃的温度系数为22.6×10–6/℃,基准电压源输出电压约为992 m V,25℃时静态电流为327.3 n A,电路总静态功耗为0.59μW,10 k Hz时的电源抑制比为–25.36 d B。A low power voltage reference circuit with all MOSFET structure was presented based on the different current characteristics of the MOSFET sub-threshold region, linear region and saturated region. The MOSFET working in linear region was designed to replace the ordinary resistance, to realize the all MOSFET characteristic, at the same time, the circuit layout area was effectively reduced. Besides, the output reference voltage was used as the bias of the MOSFET to further reduce power consumption. The circuit was designed with SMIC 0.18 μm CMOS technology. Results denote that the temperature coefficient is 22.6×10–6/℃ in –50-＋150 ℃ with the power supply of 1.8 V, and the output voltage of the voltage reference circuit is 992 m V. The static current at 25 ℃ is 327.3 n A, and the power consumption is 0.59 μW. Besides, the power supply rejection ratio is –25.36 d B at 10 k Hz.

关 键 词：基准电压源 全MOSFET 亚阈值 低功耗 低温度系数 线性区 

分 类 号：TN432[电子电信—微电子学与固体电子学]