检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:Xiaoye Ding Sicong Wang Yi Zhou Yanzhong Ma Le Yang Chi Chen
机构地区:[1]Yangtze Memory Technologies Co.Ltd,Wuhan,China,430000 [2]Skyverse Ltd,Shenzhen,China,518110
出 处:《Journal of Microelectronic Manufacturing》2019年第4期40-44,共5页微电子制造学报(英文)
摘 要:In traditional 3D NAND design,peripheral circuit accounts for 20-30%of the chip realestate,which reduces the memory density of flash memory.As 3D NAND technology stacks to 128 layers or higher,peripheral circuits may account for more than 50%of the overall chip area.On the contrast,the Xtacking^TM technology arranges array and logic parts on two different wafers,and connects the memory arrays to the logic circuit by metal VIAs(Vertical Interconnect Accesses)to achieve unprecedented high storage density as well as DRAM level I/O speed.As a consequence,it becomes increasingly significant to monitor metal VIAs depth before wafer bonding process as to ensure reliability of array-logic connections.Currently,AFM(Atom Force Microscopy)is the main stream method of VIA depth monitoring.Apparently,AFM wins the battle of precision,however the low throughput limited its usage in mass production.In order to accomplish the requirement of VLSI production,a WLI(White Light Interference)metrology is revisited and a novel WLI method was developed to monitor VIAs depth.Basically there are two major limitations that keep WLI tools from wider use,transparent film impact and diffraction limitation.In this work,the engineering solutions are illustrated and inline dishing measurement is achieved with high accuracy and precision.
关 键 词:WLI DISHING METROLOGY 3D NAND BONDING
分 类 号:TP3[自动化与计算机技术—计算机科学与技术]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.171