检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:刘春锐 张宏奎 黄旭东 陈振娇 LIU Chunrui;ZHANG Hongkui;HUANG Xudong;CHEN Zhenjiao(China Key System&Integrated Co.,Ltd.,Wuxi 214072,China)
机构地区:[1]中科芯集成电路有限公司,江苏无锡214072
出 处:《电子与封装》2021年第11期25-30,共6页Electronics & Packaging
摘 要:现有的CPU验证平台大多基于指令码匹配技术搭建,这种方式开发周期长、调试难度高。在CPU芯片的设计中,高效和完备的功能验证已成为CPU可靠性的重要依据。针对某32位CPU芯片的验证需求,提出了一种高效率可重构的CPU验证平台,并完成了该验证平台的设计与实现。该验证平台充分利用SystemVerilog的字符串匹配技术,集成了验证用例生成组件、参考模型组件、监控组件和结果比较组件,使用脚本语言自动化完成批量验证。相比现有的CPU验证平台,该平台开发及调试周期短,模块化的结构易于重复使用和移植。目前该平台已完成代码覆盖率收集,成功验证了自主设计的CPU功能正确性。Existing CPU verification platforms are mostly based on instruction code matching technology. This method has a long development cycle and high debugging difficulty. In the design of CPU chips, efficient and complete functional verification has become an important basis for CPU reliability. Aiming at the verification requirements of a 32 bit CPU chip, a highly efficient and reconfigurable CPU verification platform is proposed,and the design and implementation of the verification platform are completed. The verification platform makes full use of SystemVerilog’s string matching technology, integrates verification testcase generation components,reference model components, monitoring components and result comparison components, and uses scripting language to automatically complete batch verification. Compared with the existing CPU verification platform,the development and debugging time of this platform is short, and the modular structure is easy to reuse and transplant. At present, the platform has completed the collection of code coverage and successfully verified the functional correctness of the independently designed CPU.
关 键 词:CPU 验证平台 功能验证 SYSTEMVERILOG
分 类 号:TN47[电子电信—微电子学与固体电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.49