检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:商世广 郭雄雄 张雨 王洋菲 俱帅 SHANG Shiguang;GUO Xiongxiong;ZHANG Yu;WANG Yangfei;JU Shuai(School of Electronic Engineering,Xi’an University of Posts and Telecommunications,Xi’an 710121,China;Wayon Semiconductor Co.,Ltd.,Shanghai 201207,China)
机构地区:[1]西安邮电大学电子工程学院,陕西西安710121 [2]上海维安半导体有限公司,上海201207
出 处:《西安邮电大学学报》2023年第4期36-43,共8页Journal of Xi’an University of Posts and Telecommunications
基 金:陕西省重点研发计划项目(2022GY-002)。
摘 要:提出了一种三层外延(Epitaxy,EPI)结构的屏蔽栅沟槽金属氧化物半导体场效应晶体管(Shielded Gate Trench Metal-Oxide-Semiconductor Field-Effect Transistor,SGT MOSFET)设计方案。利用Sentaurus TCAD工具,将单层EPI结构调整为三层EPI结构,通过控制变量法拉偏三层EPI结构的外延层厚度、电阻率等参数,仿真分析其参数变化对SGT MOSFET性能的影响。仿真结果表明,在相同的原胞尺寸条件下,与单层EPI结构SGT MOSFET相比,三层EPI结构SGT MOSFET通过横向电场调制作用降低了纵向电场的峰值,击穿电压提高9.5%,比导通电阻降低15.6%,有效地提高了器件的电学性能。A design of shielded gate trench metal-oxide-semiconductor field-effect transistor(SGT MOSFET)with three-layer epitaxy(EPI)structure is proposed.In the Sentaurus TCAD tool,the single-layer EPI structure is reseted to a three-layer EPI structure,and the parameters such as epitaxial layer thickness and resistivity of the three-layer EPI structure are biased by the control variable method,and the effect of their parameter changes on the performance of SGT MOSFET is simulated and analyzed.The simulation results show that compared with the single-layer EPI structure SGT MOSFET,under the same primitive cell size,the peak value of the longitudinal electric field can be decreased by the modulation of the transverse electric field,thus the breakdown voltage is increased by 9.5%,and the specific on-resistance is decreased by 15.6%in the three-layers EPI structure,which effectively improves the electrical performance of the device.
关 键 词:SGT MOSFET 三层EPI 品质因数 击穿电压 比导通电阻
分 类 号:TN386.1[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.238