supported by the National Natural Science Foundation of China under Grant No.61371025 and No.61274036
With a 45 nm process technique, the shrinking silicon feature size brings in a high-k/metal gate which significantly exacerbates the positive bias temperature instability (PBTI) and time-dependent dielectric breakdo...