检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:傅颖洁[1] 李明达[1] FU Yingjie;LI Mingda(46^th Research Institute,China Electronics Technology Group Corporation,Tianjin 300220,China)
机构地区:[1]中国电子科技集团公司第四十六研究所,天津300220
出 处:《天津科技》2020年第4期53-54,58,共3页Tianjin Science & Technology
摘 要:随着肖特基势垒二极管对反向击穿电压一致性指标要求的进一步严格,对所需重掺衬底的硅外延层厚度和电阻率参数的均匀性指标提出了更高的要求。同时,为满足肖特基势垒二极管低正向压降的性能,对外延层过渡区宽度的控制难度加大。使用PE-2061S桶式外延炉,通过综合采取低温本征法、变流吹扫及低速外延沉积等工艺手段,成功实施了重掺衬底上窄过渡区硅外延层的生长工艺,硅外延层厚度和电阻率不均匀性均达到<1.5%的要求,而且过渡区宽度可以<1.6μm。Schottky barrier diodes have become more stringent in their requirements for the consistency of the reverse breakdown voltage,higher requirements have been placed on the uniformity of the silicon epitaxial layer thickness and resistivity parameters of the heavily doped substrate.At the same time,in order to meet the low forward voltage drop performance of the Schottky barrier diodes,it is more difficult to control the width of the epitaxial transition region.Using the PE-2061 S barrel-type epitaxial reactor,the growth process of the silicon epitaxial layer in the narrow transition region on the heavily doped substrate is successfully implemented by comprehensively adopting the low temperature intrinsic method,variable flow purge and low speed epitaxial deposition.The non-uniformity of the thickness and resistivity of the silicon epitaxial layer meets the requirements of<1.5%,and the width of the transition region is less than 1.6μm.
分 类 号:TN304.054[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.96