High computational energy-efficiency and rapid real-timeresponse are the major concerns for applications of artificial intelligencein low-power mobile and Internet of Things deviceswith limited storage capacity. Due t...
Design of a highly reliable SPARC-V8 processor for space applications requires consideration singleevent effects including single event upsets, single event transients, single event latch-up, as well as cumulative eff...
supported by the Advanced Research Program of the Chinese Academy of Sciences(No.XDA06020401);the National Natural Science Foundation of China(No.61306039)
We present a novel audio-processing platform, FlexEngine, which is composed of a 24-bit applicationspecific instruction-set processor (ASIP) and five dedicated accelerators. Acceleration instructions, compact instru...
A new architecture of digital processors for passive UHF radio-frequency identification tags is proposed. This architecture is based on ISO/IEC 18000-6C and targeted at ultra-low power consumption. By applying methods...
A novel asynchronous ACS(add-compare-select) processor for Viterbi decoder is described.It is controlled by local handshake signals instead of the globe clock.The circuits of asynchronous adder unit,asynchronous compa...