检索规则说明:AND代表“并且”;OR代表“或者”;NOT代表“不包含”;(注意必须大写,运算符两边需空一格)
检 索 范 例 :范例一: (K=图书馆学 OR K=情报学) AND A=范并思 范例二:J=计算机应用与软件 AND (U=C++ OR U=Basic) NOT M=Visual
作 者:李诚瞻[1] 庞磊[1] 刘新宇[1] 黄俊[1] 刘键[1] 郑英奎[1] 和致经[1]
出 处:《Journal of Semiconductors》2007年第11期1777-1781,共5页半导体学报(英文版)
基 金:国家重点基础研究发展规划(批准号:2002CB311903);中国科学院重点创新(批准号:KGCX2-SW-107)资助项目~~
摘 要:对等离子体干法刻蚀形成的凹栅槽结构Al GaN/GaN HEMTs肖特基电流增加的机理进行了研究.实验表明,凹栅槽结构Al GaN/GaN HEMTs肖特基栅电流增加一个数量级以上,击穿电压有一定程度的下降.利用AFM和XPS的方法分析Al GaN表面,等离子体干法刻蚀增加了Al GaN表面粗糙度,甚至出现部分尖峰状突起,增大了栅金属与Al GaN的接触面积;另一方面,等离子体轰击使Al GaN表面出现一定量的N空位,相当于栅金属与Al-GaN接触界面处出现n型掺杂层,使肖特基结的隧道效应加强,降低了肖特基势垒.由此表明,Al GaN表面粗糙度的增加以及一定量的N空位出现是引起栅电流急剧增大的根本原因.The mechanism for increasing gate leakage current in recessed-gate A1GaN/GaN HEMTs, which are fabricated successfully by plasma dry etching,is investigated. Compared with conventional planar FETs,the gate leakage current of the recessed-gate A1GaN/GaN HEMTs increases by 10 times, and the breakdown voltage decreases to some extent. AFM and XPS are employed to measure the A1GaN surface before and after etching. The A1GaN surface becomes rougher, and even some protuberances like awl appear during dry etching. Thus the contact area between the metal and the semiconductor increases for the rougher A1GaN surface. On the other hand,some N vacancies generate plasma bombarding during dry etching. The N vacancies,which enhance the tunneling effect and reduce the Schottky barrier height, are regarded as n-type doped in the etched A1GaN surface. All these experiments indicate that the significant increase in the gate leakage current is due to the in- creased roughness and the appearance of these N vacancies in the A1GaN surface.
分 类 号:TN32[电子电信—物理电子学]
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在载入数据...
正在链接到云南高校图书馆文献保障联盟下载...
云南高校图书馆联盟文献共享服务平台 版权所有©
您的IP:216.73.216.222