Project supported by the National High Technology Research and Development Program of China(No.2008AA010701)
A hearing aid on-chip system based on accuracy optimized front- and back-end blocks is presented for enhancing the signal processing accuracy of the hearing aid. Compared with the conventional system, the accuracy opt...
supported by the National High Technology Research and Development Program of China(No.2008AA010701)
A current-mode front-end circuit with low voltage and low power for analog hearing aids is presented. The circuit consists of a current-mode AGC(automatic gain control) and a current-mode adaptive filter.Compared wi...
Project supported by the Major National Scientific Research Plan of China(No.2011 CB933202);the National High Technology Research and Development Program of China(No.2008AA010701)
A fast-locking all-digital delay-locked loop(ADDLL) is proposed for the DDR SDRAM controller interface in a field programmable gate array(FPGA).The ADDLL performs a 90°phase-shift so that the data strobe(DQS) c...
Project supported by the National High Technology Research and Development Program of China(No.2008AA010701)
This paper presents a CMOS G;-C complex filter for a low-IF receiver of the IEEE802.15.4 standard.A pseudo differential OTA with reconfigurable common mode feedback and common mode feed-forward is proposed as well as ...
Project supported by the National High Technology Research and Development Program of China(No2008AA010701)
A current mode feed-forward gain control(CMFGC)technique is presented,which is applied in the front-end system of a hearing aid chip.Compared with conventional automatic gain control(AGC),CMFGC significantly impro...
Project supported by the National High Technology Research and Development Program of China(No2008AA010701)
A PLL clock generator with reconfigurable multi-functions for FPGA design applications is presented. This clock generator has two configurable operation modes to achieve clock multiplication and phase alignment functi...