A 2.5Gb/s/ch data recovery (DR) circuit is designed for an SFI-5 interface. To make the parallel data bit-synchronization and reduce the bit error rate (BER) ,a delay locked loop (DLL) is used to place the cente...
A 2.5Gb/s clock and data recovery (CDR) circuit is designed and realized in TSMC's standard 0.18/μm CMOS process. The clock recovery is based on a PLL. For phase noise optimization,a dynamic phase and frequency de...