国家自然科学基金(61006028)

作品数:11被引量:6H指数:1
导出分析报告
相关作者:郑朝霞邹连英更多>>
相关机构:华中科技大学武汉工程大学更多>>
相关期刊:《Chinese Physics B》《Journal of Semiconductors》《华中科技大学学报(自然科学版)》更多>>
相关主题:PIPELINED_ADC穿戴HIGH_GAINSERIESINDUCTIVE更多>>
相关领域:电子电信医药卫生一般工业技术电气工程更多>>
-

检索结果分析

结果分析中...
条 记 录,以下是1-10
视图:
排序:
可穿戴血氧芯片的抗运动干扰算法与电路设计被引量:1
《华中科技大学学报(自然科学版)》2019年第4期109-114,共6页郑朝霞 蒋潘婷 曾小刚 夏恒炀 
国家自然科学基金资助项目(61006028);湖北省重大科技资助项目(2015ACA063)
针对可穿戴血氧芯片因运动干扰而使准确度受限的问题,提出一种基于加速度传感器的自适应抗运动干扰算法并进行了电路设计.根据三轴加速度信号判断运动幅度,当运动较微弱时,采用自适应滤波(AF)算法消除运动干扰,提取特征参数,计算血氧饱...
关键词:芯片 可穿戴 血氧饱和度 抗运动干扰 自适应滤波 离散饱和度变换 
应用于可穿戴脉搏血氧检测的G_m-C低通滤波器
《华中科技大学学报(自然科学版)》2017年第11期1-5,共5页郑朝霞 曾小刚 邹连英 蒋潘婷 
国家自然科学基金资助项目(61006028);科技部科技型中小企业技术创新基金资助项目(14C26214422753);湖北省重大科技资助项目(2015ACA063);中央高校基本科研业务费资助项目(2014TS041)
为了解决可穿戴脉搏血氧检测芯片滤波器面积大、功耗高的问题,改进设计了一个三阶巴特沃斯G_mC低通滤波器.线性跨导器采用源极负反馈结构来增大线性范围,并且输入管工作在亚阈值区降低了功耗,然后通过密勒效应放大电容来减小面积;同时,...
关键词:血氧检测 低通滤波器 可穿戴 自动调谐电路 线性跨导器 
A high speed low power low offset dynamic comparator used in SHA-less pipelined ADC
《Journal of Semiconductors》2014年第5期110-117,共8页刘术彬 朱樟明 杨银堂 刘帘曦 
supported by the National Natural Science Foundation of China(Nos.61234002,61006028);the National High-Tech Program of China(Nos.2012AA012302,2013AA014103);the PhD Programs Foundation of Ministry of Education of China(No.20120203110017)
A novel fully differential high speed high resolution low offset CMOS dynamic comparator has been implemented in the SMIC 0.18 μm process used for a sample-and-hold amplifier (SHA)-less pipelined analog-to-digital ...
关键词:SHA-less ADC dynamic comparator high speed low offset low power transmission gate 
A high gain wide dynamic range transimpedance amplifier for optical receivers被引量:4
《Journal of Semiconductors》2014年第1期78-83,共6页刘帘曦 邹姣 恩云飞 刘术彬 牛越 朱樟明 杨银堂 
supported by the National Natural Science Foundation of China(Nos.61376033,61006028);the National High-Tech Program of China(Nos.2012AA012302,2013AA014103);the Opening Project of Science and Technology on Reliability Physics and Application Technology of Electronic Component Laboratory
As the front-end preamplifiers in optical receivers, transimpedance amplifiers (TIAs) are commonly required to have a high gain and low input noise to amplify the weak and susceptible input signal. At the same time,...
关键词:transimpedance amplifier high gain inductive-series peaking wide dynamic range 
A programmable MDAC with power scalability
《Journal of Semiconductors》2014年第1期140-145,共6页刘术彬 朱樟明 杨银堂 刘帘羲 
supported by the National Natural Science Foundation of China(Nos.61234002,61006028);the National High-Tech Program of China(Nos.2012AA012302,2013AA014103);the PhDProgram Foundation of Ministry of Education of China(No.20120203110017)
A programmable high precision multiplying DAC (MDAC) is proposed. The MDAC incorporates a frequency-current converter (FCC) to adjust the power versus sampling rate and a programmable operational am- plifier (POT...
关键词:pipelined ADC MDAC frequency-current converter power scalability programmable OTA 
Circuit modeling and performance analysis of SWCNT bundle 3D interconnects
《Journal of Semiconductors》2013年第9期171-177,共7页钱利波 朱樟明 丁瑞雪 杨银堂 
supported by the National Natural Science Foundation of China(Nos.61234002,61006028,61204044);the National High-Tech Program of China(Nos.2012AA012302,2013AA011203)
Metallic carbon nanotubes (CNTs) have been proposed as a promising alternative to Cu interconnects in future integrated circuits (ICs) for their remarkable conductive, mechanical and thermal properties. Compact eq...
关键词:three-dimensional integrated circuits (3D ICs) carbon nanotube (CNT) signal delay repeater inser-tion 
A clock generator for a high-speed high-resolution pipelined A/D converter被引量:1
《Journal of Semiconductors》2013年第2期72-77,共6页赵磊 杨银堂 朱樟明 刘帘羲 
Project supported by the National Natural Science Foundation of China(Nos.60725415,60971066,61006028);the National High-Tech R&D Program of China(No.2009AA01 Z258);the Shaanxi Special Major Technological Innovation Program(No.2009ZKC02-11)
A clock generator circuit for a high-speed high-resolution pipelined A/D converter is presented. The circuit is realized by a delay locked loop (DLL), and a new differential structure is used to improve the precisio...
关键词:duty cycle stabilizer clock jitter dynamic logic non-overlap clock 
Design of an LED driver based on hysteretic-current-control mode in a 0.6μm BCD process
《Journal of Semiconductors》2012年第4期105-110,共6页刘帘曦 朱樟明 杨银堂 
Project supported by the National Natural Science Foundation of China(No.61006028);the Xi'an Applied Materials Innovation Fund, China(No.XA-AM-201010);the National Science Fund for Distinguished Young Scholars,China(No.60725415)
Based on the 0.6/zm BCDMOS process a hysteretic-current-control mode white light LED drover wltla high accuracy and efficiency is presented. The driver can work with a 6-40 V power supply, the maximum output current i...
关键词:hysteretic-current-control output-current error high-side-current sensing high-speed comparator 
SHA-less architecture with enhanced accuracy for pipelined ADC
《Journal of Semiconductors》2012年第2期117-121,共5页Zhao Lei Yang Yintang Zhu Zhangming Liu Lianxi 
supported by the National Natural Science Foundation of China(Nos.60725415,60971066,61006028,61006028);the National High-Tech R&D Program of China(No.2009AA01Z258);the Shaanxi Special Major Technological Innovation Program(No. 2009ZKC02-11 )
A new design technique for merging the front-end sample-and-hold amplifier(SHA) into the first multiplying digital-to-analog converter(MDAC) is presented.For reducing the aperture error in the first stage of the p...
关键词:pipelined analog-to-digital converter sample-and-hold amplifier SHA-less aperture error 
A 10-bit 100-MS/s CMOS pipelined folding A/D converter
《Journal of Semiconductors》2011年第11期110-116,共7页李晓娟 杨银堂 朱樟明 
supported by the National Natural Science Foundation of China(Nos.60725415,60971066,61006028);the National High-Tech Research and Development Program of China(No.2009AA01Z258);the National Science & Technology Important Project of China (No.2009ZX01034-002001-005)
This paper presents a 10-bit 100-MSample/s analog-to-digital (A/D) converter with pipelined folding architecture. The linearity is improved by using an offset cancellation technique and a resistive averaging interpo...
关键词:analog-to-digital converter pipelined folding resistive averaging interpolation offset cancellation 
检索报告 对象比较 聚类工具 使用帮助 返回顶部